

PARALLWARE TRAINER

LEARNING PARALLEL PROGRAMMING IS NOW FASTER AND EASIER!

WWW.PARALLWARE.COM

“

**Tell me, I will forget,
Show me, I may
remember,
Involve me, I will
understand.”**

Confucius

Finding parallelism is more important than ever, but parallelizing a program still remains as an almost manual process. Thus, there is an urgent need for new tools that make parallel programming easier. Parallware Trainer is a new software tool for high-productivity HPC training using OpenMP and OpenACC.

TECHNICAL FEATURES


- Interactive, real-time editor GUI
- Assisted code parallelization using OpenMP and OpenACC
- Transparent, local/remote execution and benchmarking
- Support for the C/C++ and Fortran programming languages
- Detailed report of the parallelism discovered in C code
- Support for multiple compilers.

BENEFITS

- Faster, more effective learning
- Reduced learning curve
- All-in-one learning tool for parallel programming
- Immediate use of parallel programming
- Support for multicore processors and GPUs



SEQUENTIAL PROGRAM



PARALLELIZATION



PARALLEL PROGRAMMING STANDARD



COMPILER




PARALLEL HARDWARE



EXPERIENTIAL LEARNING


Education and training is organized today mostly around courses, workshops and hackathons. As shown in the pyramid, in courses the participants passively listen to a lecture or presentation, and apply parallel programming concepts to simple example codes in hands-on sessions. Workshops increase learning retention through interactive training activities between the participants. And hackathons are events where people come together to solve problems, participating in groups of about 2-5 individuals that take out their laptops and dive into their own problems. Hackathons allow experiential learning as participants work with a coach to learn through immediate practice in the optimization and parallelization of their own code. However, hackathons are expensive small events that train only a few people throughout the year.



PARALLWARE TRAINER AIMS AT BRINGING THE BENEFITS OF WORKSHOPS AND HACKATHONS TO A BROADER STEM AUDIENCE

THE PARALLEL BRIDGE

Berkeley algorithmic **motifs**^[1,2] describe the science of the applications. Motifs aim at helping in writing parallel programs so that it is as easy as writing codes for sequential computers. The bridge is used to illustrate that **Software is the problem #1** in bridging the gap between user **Applications** and the parallel **Hardware** industry. The new tower **Code** represents how Parallware approaches this software challenge. It highlights that the features of the code implemented by the programmer directly impact on the productivity of the parallelization process.



Best practices on parallel programming typically make coding recommendations, such as, to use stride-1 memory accesses and to prefer structures-of-arrays instead of arrays-of-structures.

PARALLEL PATTERNS USED IN PARALLWARE®

Production-level **Compilers** (e.g., Intel ICC, GNU GCC, NVIDIA PGI) are not of practical use to understand the failure reasons behind the parallelization of **Applications**. Compilers typically report the true/anti/output **Dependencies** that prevent the parallel execution of a **Code**, being difficult for programmers to know how to rewrite their codes to enable parallelism. In contrast, Parallware reports the parallel patterns^[3] found in the code, hiding the complexity of the dependences found by the compiler. The screenshot of **Parallware Trainer**^[4] shows an example code from the motif *Sparse Linear Algebra*. The ATMUX code computes the product of a transposed sparse matrix and a vector, which corresponds to a *Parallel Sparse Reduction* in terms of Parallware parallel patterns.

| | |
|---------------------------|--|
| parallel forall | <pre>for (j=0; j<n; j++) { T = B [j]; A[j] =T; }</pre> |
| parallel scalar reduction | <pre>for (j=0; j<n; j++) { T = B [j]; A += T; }</pre> |
| parallel sparse reduction | <pre>for (j=0; j<n; j++) { T = B [j]; A [B [j]] += T; }</pre> |

References:
 [1] K. Asanovic et al. 2009. A view of the parallel computing landscape. *Commun. ACM* 52, 10 (October 2009), 56-67. DOI: <https://doi.org/10.1145/1562764.1562783>
 [2] T. Murphy. "Berkeley Motifs: Computation/Communication Algorithmic Patterns" (2013) PDF slides available at <http://ncsilu2013.wikispaces.com/file/view/BerkeleyMotifs.pdf>
 [3] Manuel Arenaz, Oscar Hernandez, Dirk Pleiter: The Technological Roadmap of Parallware and its Alignment with the OpenPOWER Ecosystem, International Workshop on OpenPOWER for HPC (IWOPH17) co-located with ISC17, 2017. <https://doi.org/10.1007/978-3-319-67630-2>
 [4] Manuel Arenaz (Appentra), Sergio Ortega (UMA), Ernesto Guerrero (UMA), Fernanda Foertter (ORNL): "Parallware Trainer: Interactive Tool for Experiential Learning of Parallel Programming using OpenMP and OpenACC" in Workshop on Education for High Performance Computing (EduHPC-17) co-located with SC17 (2017)



Appentra is a technology company established on 2012. It provides top quality software tools that allow extensive use of High Performance Computing (HPC) techniques in all application areas of engineering, science and industry. Appentra's target clients are companies and organizations that run frequently updated compute-intensive applications in markets like aerospace, automotive, civil engineering, biomedicine or chemistry.

